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Abstract—For the first time, a III-V compound semiconductor
MOSFET with the gate dielectric grown by atomic layer deposition
(ALD) is demonstrated. The novel application of the ALD process
on III-V compound semiconductors affords tremendous function-
ality and opportunity by enabling the formation of high-quality
gate oxides and passivation layers on III-V compound semicon-
ductor devices. A 0.65- m gate-length depletion-mode n-channel
GaAs MOSFET with an Al2O3 gate oxide thickness of 160A shows
a gate leakage current density less than 10 4 A/cm2 and a max-
imum transconductance of 130 mS/mm, with negligible drain cur-
rent drift and hysteresis. A short-circuit current-gain cut-off fre-
quency of 14.0 GHz and a maximum oscillation frequency max
of 25.2 GHz have been achieved from a 0.65- m gate-length device.
Index Terms—Atomic layer deposition, depletion mode, GaAs
MOSFET.
I. INTRODUCTION
CMOS integrated-circuit technology dominates theSi-based microelectronics industry. The key for the
aggressive yet successful scaling of Si CMOS technology is
the outstanding material properties of SiO and the SiO /Si
interface. The benefits of a GaAs-based MOSFET are well
known, based on the success of Si technology. This motiva-
tion has attracted great interest for decades [1]–[9]. Gallium
arsenide (GaAs)-based devices potentially have great advan-
tages over silicon (Si)-based devices for both high-speed and
high-power applications, in part from an electron mobility
in GaAs that is 5 greater than that in Si, and from the
availability of semi-insulating GaAs substrates. In contrast to
GaAs MESFETs and HEMTs, both of which exhibit a severe
limitation on forward gate bias of a few tenths of a volt (arising
from the nature of Schottky barrier heights), GaAs MOSFETs
feature a much larger logic swing, which provides much greater
flexibility in digital IC design.
The main obstacle to GaAs-based MOSFET devices is the
lack of high-quality, thermodynamically stable insulators on
GaAs that can match the device criteria as SiO on Si, e.g., a
mid-bandgap interface-trap density of 10 cm -eV.
Many approaches [10]–[13] have been applied to grow a gate
oxide on GaAs, such as thermal, anodic, and plasma methods
or direct deposition of thermodynamically stable oxide films
on GaAs. These approaches have had limited success, however,
due to a high and unacceptable value. Recently, in situ
Manuscript received December 19, 2002; revised February 19, 2003. The re-
view of this letter was arranged by Editor D. Ritter.
The authors are with Agere Systems, Murray Hill, NJ 07974 USA (e-mail:
peterye@agere.com).
Digital Object Identifier 10.1109/LED.2003.812144
Fig. 1. Two-terminal gate I–V characteristics of an Al O =GaAs MOSFET.
Source and drain are grounded together. Inset: Schematic view of a
depletion-mode n-channel GaAs MOSFET with ALD-grown Al O as gate
dielectric.
deposition of Ga O and Ga O Gd O dielectric films on
the GaAs surface in an ultrahigh-vacuum multichamber molec-
ular beam epitaxy (MBE) system has been shown to provide
a high-quality interface with a low [14]–[17]. Promising
results have been demonstrated in both inversion-channel
and depletion-mode GaAs MOSFETs using this technique
[18]–[20].
In this letter, we report for the first time a MOSFET on a III-V
substrate with an Al O gate dielectric deposited by atomic
layer deposition (ALD). Al O is a highly desirable gate di-
electric from both a physical and electrical characteristics stand-
point: Al O has a high bandgap 9 eV , a high breakdown
field (5–10 MV/cm), and high thermal stability (up to at least
1000 C) and remains amorphous under typical processing con-
ditions. Furthermore, Al O is easily wet-etched yet is robust
against interfacial reactions and moisture absorption (i.e., non-
hygroscopic). The Al O gate oxide is grown by ALD, which
is a variant of CVD, and has recently shown promise for use in
high-k gate dielectrics for Si CMOS [21]. ALD is an ex situ,
robust manufacturing process that is already commonly used
throughout the Si industry. This process does not require ul-
trahigh-vacuum conditions for wafer transfer between semicon-
ductor epi-layer growth and oxide layer deposition and may find
wide applications in microelectronics manufacturing.
II. DEVICE STRUCTURE AND PROCESS
The device structure of the fabricated depletion-mode
n-channel Al O /GaAs MOSFET is shown in the inset of
Fig. 1. A 1500- undoped GaAs buffer layer and a 700-
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Fig. 2. Drain current versus drain bias in both forward (dashed black line) and
reverse (solid gray line) sweep directions as a function of gate bias. The I–V
characteristics show negligible hysteresis in drain current.
Si-doped GaAs layer (4 10 /cm ) were sequentially grown
by MBE on a (100)-oriented semi-insulating 2-in GaAs sub-
strate. After the semiconductor epilayer growth, the wafer was
transferred ex situ to an ASM Pulsar2000™ ALD module. A
160- -thick Al O oxide layer was deposited at a substrate
temperature of 300 C, using alternately pulsed chemical
precursors of Al CH (the Al precursor) and H O (the
oxygen precursor) in a carrier N gas flow. Each precursor
undergoes a self-limiting reaction at the surface, and the Al O
film is thereby grown with excellent thickness and uniformity
precision. A post-deposition anneal was done at 600 C for
60 s in an oxygen ambient. Device isolation was achieved by
oxygen implantation. Activation annealing was performed at
450 C in a helium gas ambient. Using a wet etch in diluted HF,
the oxide on the source and drain regions was removed while
the gate area was protected by photoresist. Ohmic contacts
were formed by e-beam deposition of Au/Ge/Au/Ni/Au and
a lift-off process, followed by a 425 C anneal in a nitrogen
ambient. Finally, conventional Ti/Au metals were e-beam
evaporated, followed by liftoff to form the gate electrodes. The
source-to-gate and the drain-to-gate spacings are 0.75 m.
The sheet resistance and contact resistance is 1.3 k sq. and
1.5 mm. The gate lengths of the measured devices are
0.65, 0.85, 1, 2, and 4 m. The process requires four levels of
lithography (alignment, isolation, ohmic, and gate), all done
using a contact printer.
III. ELECTRICAL RESULTS AND DISCUSSIONS
Fig. 1 demonstrates the low gate leakage of these devices in
the gate – characteristics of a MOSFET with an Al O gate
oxide thickness of 160 . The gate length and width of the de-
vice are 0.65 m and 100 m, respectively. For gate operation
between a bias ( ) of 4 V to 4 V, the gate leakage current is
less than 100 pA, corresponding to 10 A/cm . Based on the
data in Fig. 1, these MOSFET devices clearly exhibit extremely
low gate leakage currents over a 14-V gate bias range, which is
more than three orders of magnitude lower than for MESFETs
under similar bias. The forward breakdown voltage is 8 V for
a 160- -thick Al O layer, which corresponds to a breakdown
electric field larger than 5 MV/cm. This verifies the high quality
of the ALD-grown oxide even after the full transistor process.
(a)
(b)
Fig. 3. (a) Drain current versus gate bias in both forward (dashed black line)
and reverse (solid gray line) sweep directions. Dotted line is transconductance
versus gate bias at V = 3 V. (b) Peak transconductance g versus frequency
from dc to several gigahertz. The g is essentially constant for frequencies
above 20 Hz, indicating that efficient charge modulation of the channel can be
achieved over the entire useful frequency range of the device.
We ascribe the asymmetric gate – characteristics to different
carrier transport mechanisms and barrier heights in the different
bias polarities. The current is larger when the semiconductor is
biased to inject electrons compared with when the metal is bi-
ased to inject electrons.
The DC – characteristics of a MOSFET show a clean pin-
choff at a gate voltage of 2.5 V (see Fig. 2) with a gate length
of 1 m and gate width of 100 m. Device operation is achieved
for positive bias voltages, and no substantial – hysteresis
is observed in the drain current drift in both the forward and re-
verse sweep directions. This indicates that no significant mobile
bulk oxide charge is present and that density of slow interface
traps is low. The small and values for V are
mainly limited by the surface mobility of the GaAs layer and/or
higher near the conduction-band edge. In order to separate
these two factors, more detailed capacitance and Hall measure-
ments as a function of gate bias are underway. Ongoing exper-
iments with an inserted In Ga As channel show significant
improvement in both and performance for V,
which can be attributed to the higher surface mobility of the
In Ga As layer.
Fig. 3(a) illustrates the drain current as a function of gate bias
in both the forward and reverse sweep directions in the satura-
tion region. The device shows negligible hysteresis. The slope of
the drain current shows that the peak extrinsic transconductance
of the 1- m gate length device is 100 mS/mm. The peak
can be improved from 90 mS/mm at a 4- m gate length
to 130 mS/mm at 0.65- m gate length. Fig. 3(b) shows the
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Fig. 4. RF characteristics of Al O /GaAs MOSFETs with gate length and
width of 0.65 and 100 m, respectively. RF tester includes two identical devices
with total gate length of 200 m. Inset: f and f for different gate lengths.
The dashed line illustrates f = v =2L .
peak as a function of frequency, measured from dc to sev-
eral gigahertz, under typical operating conditions ( V,
V). It can be seen that the remains essentially
constant for frequencies above 20 Hz, indicating that efficient
charge modulation in the channel can be achieved over the en-
tire useful frequency range of the device. Furthermore, note that
there is about a 20% decrease in from 20 Hz down to dc. A
model calculation of this change in gives an upper limit for
of 5 10 to 10 cm -eV.
From S-parameter measurements, the short-circuit cur-
rent-gain cut-off frequency and the maximum oscillation
frequency are determined by biasing the devices
at V and V. Under these conditions,
the 0.65- m gate length device shows GHz and
GHz. These values are obtained by extrapolating
the short-circuit current gain and the unilateral power
gain (U) curves, respectively, using 20 dB/decade slopes, as
shown in Fig. 4. The inset of Fig. 4 illustrates the and
as a function of gate length. As the trend shows, and
can be significantly improved by reducing the gate length. The
observed versus gate length is quite close to the theoretical
relation of , where is 6 cm/s.
The long-term drain-current drift behavior of the
Al O /GaAs MOSFET is also studied when the devices
are biased at a stress condition of V and V.
The long-term drain-current drift is less than 3% for a stress
period of 12 h. The result is comparable with the best data
reported previously [19], indicating that the ALD-grown Al O
film and Al O /GaAs interface are of very high quality.
IV. CONCLUSIONS
We have demonstrated the first ALD-grown insulated gate
MOSFET on III-V substrates, using Al O gate dielectric
for n-channel depletion-mode GaAs devices. The 0.65- m
gate-length device exhibits an extrinsic transconductance of
130 mS/mm, an of 14 GHz, and an of 25 GHz, with
negligible – hysteresis and a gate leakage current density
less than 10 A/cm . The stability under stress indicates that
the ALD-grown Al O film and the Al O /GaAs interface
are of high quality. These results provide new opportunities
to explore many other alternative dielectrics for use as gate
oxides and as effective passivation layers on III-V compound
semiconductor devices.
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